A few-electron double quantum dot was fabricated using metal-oxide-semiconductor(MOS)-compatible technology and low-temperature transport measurements were performed to study the energy spectrum of the device. The double dot structure is electrically tunable, enabling the interdot coupling to be adjusted over a wide range, as observed in the charge stability diagram. Resonant single-electron tunneling through ground and excited states of the double dot was clearly observed in bias spectroscopy measurements.
Electrostatically defined single and double quantum dot (DQD) systems in GaAs/AlGaAs heterostructures [1, 2] are the current benchmark for the implementation of DiVincenzo's criteria using semiconductor qubits [3, 4, 5] . Although the nuclear spins inherently present in GaAs provide a fast decoherence mechanism, this drawback has been partly overcome recently [6] . Silicon has a natural advantage in this respect since the only stable isotope with a nuclear spin is 29 Si. The 4.7% abundance of this isotope in nat Si can be reduced by isotopic purification, resulting in nearly nuclear-spin-free crystals. This should, in principle, increase the coherence time of electron-spin qubits in silicon [7, 8] . Initial demonstrations of Si-based DQD systems for spin qubits [9, 10] have stimulated a number of recent studies of DQDs in both multi-gated silicon-on-insulator (SOI) [11, 12] and Si/SiGe [13] structures.
In this letter, we report the fabrication of a fewelectron DQD and its electrical measurement at millikelvin temperatures. The double dot is based upon a recently developed double-gated silicon quantum dot [14] , which was also shown to operate effectively as a radiofrequency single electron transistor [15] . Our approach provides a simple method of producing multi-gated silicon quantum dots without the need for complementary-MOS (CMOS) process technologies, such as polysilicon deposition and etching. The morphology of the double dot device is investigated using cross-sectional transmission electron microscopy (XTEM) analysis. Transport spectroscopy demonstrates the ability to tune the double dot from the weakly-coupled to strongly-coupled regime. In the weakly-coupled regime, extracted capacitances of the system show good quantitative agreement with simple modelling using FastCap [16] .
The devices investigated in this work were fabricated on near-intrinsic silicon wafers (ρ > 10 kΩ·cm at 300 K). After definition of n + ohmic contacts by phosphorus diffusion through a masked sacrificial thermal oxide, a 200 nm field oxide was grown. In the active device region (30×30 µm 2 ), the field oxide was etched locally and replaced by an 8 nm-thick high-quality SiO 2 gate oxide, grown in an ultra-dry oxidation furnace at 800
• C in O 2 and dichloroethylene. Three Al barrier gates were then patterned by electron beam lithography (EBL), thermal evaporation and lift-off. The barrier gates were next passivated by plasma oxidation [14, 17] , resulting in an electrically-insulating Al x O y layer surrounding the barrier gates. The Al top gate was defined in a second EBL step aligned to the lower gates with an accuracy arXiv:0904.0311v1 [cond-mat.mes-hall] 2 Apr 2009 of ∼20 nm. Finally, the devices were annealed at 400
• C for 15 mins in forming gas (95% N 2 /5% H 2 ) to reduce the Si/SiO 2 interface trap density(D it ). Deep-level transient spectroscopy of similarly-processed structures revealed D it of order 5×10 10 cm −2 eV −1 near the conduction band edge [18] . Figures 1(a,b) show a scanning electron microscope (SEM) image and a schematic cross-section of a double dot device. The top gate, which extends over the source and drain n + contacts (not shown) and also the three barrier gates are used to form a two-dimensional electron gas (2DEG) accumulation layer under the thin SiO 2 layer. The barrier gates are used to locally deplete the 2DEG, forming three tunnel barriers that define two dots in series. The dots are geometrically defined by the distance between adjacent barrier gates (∼30 nm), and by the top gate width (∼50 nm). The outer barrier gates and top gate are used to control the electron occupancies electrostatically and the middle barrier gate is used to control the inter-dot coupling.
Figure 1(c) shows an XTEM image along the top gate (i.e. perpendicular to the barrier gates). Apart from an increased (200 nm) top-gate width in order to aid XTEM sample preparation, this device is nominally identical to the device used in electrical measurements. The XTEM image confirms the target 5 nm Al x O y layer thickness from the plasma oxidation process used (100 mTorr, 50 W incident RF O 2 plasma, 150
• C for 3 mins). Interestingly, at the interface between the top gate and the SiO 2 , we find an additional Al x O y layer (∼2 nm thick, see Fig. 1(d) ) which could be due to the oxidation of the Al top gate via chemical interaction with the SiO 2 layer below. We note that the Al barrier gates, initially evaporated to a thickness of 30 nm, show an Al core of only ∼20 nm in diameter after plasma oxidation, consistent with the formation of a ∼5 nm Al x O y insulator. This Al x O y thickness is sufficient to allow differential biases of up to 4 V between the upper and lower gates with negligible leakage.
Electrical (dc) transport measurements were performed in an Oxford Instruments Kelvinox K100 dilution refrigerator at a base temperature of ∼50 mK. A sourcedrain excitation voltage V sd =50 µV at a modulation frequency of 13 Hz was used to monitor the differential conductance dI/dV sd . The source-drain dc current I SD was measured with a room-temperature current preamplifier. Initially, the left (right) dot was characterized independently by setting the right (left) barrier-gate voltage V BR (V BL ) equal to the top gate voltage V T OP . The middle barrier gate voltage V BM was fixed at V BM =0.818 V. Under these conditions Coulomb diamonds were recorded and the charging energy of the left (right) dot, was determined to be E C ∼5 meV (∼2.5 meV) at V T OP =1.6 V. Therefore, the total capacitance of the left (right) dot was
To compare these experimentally ob- tained results with modelled parameters, we used FastCap which calculates the capacitances based on a finite element approach. Using the lithographic device dimensions as inputs, we obtained a total capacitance C Σ ∼30 aF for both dots, in good agreement with the experimental value for the left dot but at variance with that of the right dot by a factor of two. Such variations in capacitance from dot to dot could result from physical asymmetries in real devices, as evidenced by the XTEM image in Fig. 1(c) , or from the presence of fixed charge in the gate oxide or at interfaces which can modify the effective gate potentials.
We estimate the electron occupancy of a single dot using two methods. The first method uses Hall measurements of a similar MOSFET device from which the electron density is determined to be n = 3.5 × (V T OP − V T H ) 10 12 cm −2 [19] , where V T H is the threshold voltage. When operated as a simple MOSFET, our device showed V T H ∼1.25 V. Hence, at V T OP =1.6 V we estimate the 2DEG density of our device to be n ∼ 1.2 × 10 12 cm −2 , resulting in a dot occupancy of N∼20 electrons for a 30×50 nm dot size. As an alternative method, we estimate electron occupancy by counting Coulomb oscillations from V T H , assuming no free electrons in the dots below threshold voltage [14] . This method derives a dot occupancy of N∼15, in reasonable agreement with the previous method. Both approaches indicate that the device operates in the few electron regime. Figure 2 shows the differential conductance dI/dV sd of the DQD as a function of the barrier-gate voltages, V BL and V BR , for a fixed top-gate voltage V T OP =1.6 V and source drain voltage V SD =0 V for two different middle barrier-gate voltages V BM . In Fig. 2(a) , the relatively low middle barrier-gate voltage V BM =0.814 V and therefore high central barrier separates the two dots, resulting in the characteristic honeycomb-shaped charge stability diagram. By calculating the voltage ratios ∆V m BR /∆V BR (∆V m BL /∆V BL ), we can estimate the ratios of the mutual capacitance to the total dot capacitance C m /C Σ,lef t(right) ∼0.10(0.07), indicating that the double dot is in the weak coupling regime [2] . There, we observe the characteristic triple points resulting from the alignment of the electrochemical potentials of the dots and the leads. In addition, current is observed along the sides of the hexagons, which can occur when the dots are strongly coupled to the leads and second-order co-tunneling processes occur [20] . Increasing the middle barrier gate voltage to V BM =0.838 V, the mutual capacitance increases and dominates the system (C m /C Σ,lef t(right) ∼1). This situation occurs when the middle barrier is reduced and a single (merged) large dot is formed, resulting in diagonal parallel Coulomb lines, as observed in Fig. 2(b) . Figure 3 (a) shows transport data through the DQD in the weak coupling regime V BM =0.802 V with V T OP =1.4 V and V SD =−1.0 mV. For |V SD | >0 the triple points evolve into so-called bias triangles, reflecting the occurrence of transport within the bias windows [2] . In a double dot system, two types of coupling can be distinguished: capacitive coupling; and tunnel coupling. While capacitive coupling is a purely classical effect, tunnel coupling arises from the overlap of electron wave functions, classified by the fractional splitting ratio F = 2∆V s /V p , where ∆V s is the splitting between the paired triangles and ∆V p is the diagonal separation between triangle pairs in Fig. 3(a) [21, 22] . Here, we find F ∼0.2, indicating that the interaction between the two dots is dominated by capacitive coupling. The device may therefore be modelled using a capacitive approach.
From the dimensions of the hexagon and triangles in Fig. 3(a) we obtain the key capacitances defining the system [2] , namely: the total capacitances of the left and right dots, C Σ,lef t(right) ; the mutual capacitance between the two dots, C m ; the relative capacitances between each side barrier gate and its immediate neighboring dot, C BL(BR),lef t(right) ; and the cross capacitance between each side barrier gate and the next neighbouring dot, C ×BL(×BR),right(lef t) . These results agree well with modelling performed using FastCap (see Table I ). We note that by appropriate tuning of the barrier gate voltages, we are able to form approximately symmetric dots. With the relevant capacitances defined, we obtain the interaction energy between the two dots, using
. While the current structure enabled the formation of two nearly identical dots, our group is developing a multi (3) layer structure, where top-gates independently control the islands, a second layer of gates provides contacts to in-diffused source and drain, and a third layer provides the barrier gates. This structure allows the source and drain reservoirs to remain populated even for low electron numbers in the dots. Figures 3(b,c) show fine scans of bias triangles at V SD =1.0 mV and 0.5 mV respectively. Resonant tunneling through the ground state and excited states of the double dot is clearly observed in the high-resolution bias-spectroscopy. With increasing V SD , the triangular conducting regions become larger with more discrete levels in the bias window and the overlap of the triangle pairs increases. Figure 3(d) shows a plot of I SD as a function of detuning energy, ε [23] between levels of the double dot. This I SD line trace is extracted from a cut of the bias triangle as shown in Fig. 3(b) , where the ground and excited state resonances are indicated by the labels a-d. The energy splitting of the first excited state b to its ground state a is ∼300 µeV. We roughly estimate the average energy-level spacing of a dot via Weyl's formula, ∆E = 2πh 2 /gm * A, where A is the area of the dot. For a 2DEG system in Si, the effective mass of the electrons m * =0.19m e and the degeneracy g=4, taking into account the spin and valley degeneracies [24] . Using this we calculate ∆E ∼400 µeV, which would be the expected average level spacing if all symmetries are broken. Since no field is applied to the dots, the spacing would be a factor of 2 larger or ∼800 µeV. In Fig. (d) , we monitor transport through a serial configuration of two dots along the line cut presented in (b). In this case, we move the energy levels in both dots in opposite direction with respect to each other [2] with results in an effective reduction of a factor of two in the experimentally expected level splitting, in good agreement with the experimental data.
In conclusion, we have presented a tunable doublegated DQD defined in intrinsic silicon. The fabrication of the device is reproducible and MOS-compatible, enabling scale-up or integration into more complex designs. Transport measurements have been performed and extracted device capacitances were in good agreement with FastCap modelling. High resolution bias spectroscopy of the double dot presented evidence of resonant tunneling through ground and excited states, indicating that the system was in the few-electron regime. To reduce the electron number to a single electron in each dot we propose the incorporation of additional plunger gates, independently controlling each dot, together with an integrated charge detector [6] to monitor the dot occupancies. Such Si-based double quantum dot structures would have excellent potential for the investigation of the singlettriplet two-level system due the long spin-coherence times in silicon.
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